


FIG. 1 (RELATED ART)








FIG. 3








FIG. 6

Items	Input	
	[v]0.13um, []90nm	
*Generation		
	[]CL013G (1.2V/3.3V) LK, [v] CL013LV (1.0V/3.3V) LK	
*Process	[1] Poly [8] Metal	
*Vcc	core[1.0]V, I/O[3.3]V	
*Ti may	[85]C	
A) allun	tolerance [nnn] C	
*Gate oxide area (in total product)	core NMOS [2E6] um^2, core PMOS [2E6] um^2 I/O NMOS [2E6] um^2, I/O PMOS [2E6] um^2	
Transistor size	core NMOS: W/L=[10] / [0.13] um core PMOS: W/L=[10] / [0.13] um I/O NMOS: W/L=[10] / [0.35] um I/O PMOS: W/L=[10] / [0.3] um	-700
Metal dimension	metal-1: spacing/length = $[0.18]/[000]$ um inter-metal (M2~M7): spacing/length = $[0.21]/[ppp]$ um top metal (M8): spacing/length = $[0.46]/[qqq]$ um	
*Use TSMC EM Jmax design rule	[100%]	
Product lifetime	[10] years	
Product burn-in	[NO], If "YES", then Vcc = []V with duration [] hrs	
Product die size	X = [xxx] mm, $Y = [yyy] mm$ (no including scribe line and seal ring)	
Emb-SRAM size/area		
EFR expection	[500] DPM with duration [30] days	
Excute		

iG. 7

Fig. 8A Fig. 8B																				
		Reliability	Process													Reliability	Process		Customer:	
		LTFA	EFR	LK IMD TDDB IMD			EM	,	NBTI				HCI				GOI	Items	MEI	
FIG. 8A	1-10 years	0-1 year	30 days	IMD	bump	contact/via hole	metal line	I/O PMOS	core PMOS	I/O PMOS	I/O NMOS	core PMOS	core NMOS	I/O PMOS	NMOS	core PMOS	core NMOS	Device	User:	
								10/0.3	10/0.13	10/0.3	10/0.35	10/0.13	10/0.13	2E6 um^2	2E6 um^2	2E6 um^2	2E6 um^2	Dimension	Tony_Lee	
				pass	pass	pass	pass	pass	pass	pass	(fail	pass	pass	pass	pass	pass	pass	Decision	Sheet no. 00001	
	800 FITs	200 FITs	500 DPM	12 yrs	10 yrs	10 yrs	10 yrs	7 yrs	6 yrs	3 yrs	0.12 yrs	1325 yrs	1000 yrs	30 yrs	30 yrs	80 yrs	100 yrs	Result	00001	\ 00 800
											810									

FIG. 8B

FIG.			Excute
	DC to AC factor = 50	[50] or [] (please provide wave form excel file)	DC to AC factor
	0.2 years	[0.2] years	DC lifetime
	0.1%	[0.1]%	cum fail (%)
	delta Idsat >= 10%	(Vs=Vb=GND, Vd=Vg=Vcc) [] Idlin with [] % degradation (Vs=Vb=GND, Vd=0.1V, Vg=Vcc) [] gm with [] % degradation (Vs=Vb=GND, Vd=0.1V, sweep Vg) [] Vt with [] % degradation (Vs=Vb=GND, Vd=0.1V, sweep Vg) [] Vt with [] % degradation (Vs=Vb=GND, Vd=0.1V, sweep Vg)	Fail criterion
	1/O PMOS: W/L=10/0.30 um		
700		1/O NMOS: W/L=[10]/[0.35] um	
000	core PMOS: W/L=10/0.13 um	PMOS: W/L=[10]/[0.13] um	
	core NMOS: W/L=10/0.13 um	core NMOS : W/L=[10] / [0.13] um	Transistor size
		tolerance [nnn] C	
	85 C	[85]C	Tj max
910	COTE <= 1.2 V, I/O <= 3.3 V / Y - 1 - 1	tolerance [0.1] V	
	1377	core[]V, I/O[]V	Vcc
	Vcc	[]DC lifetime [] transistor size [] cum. fail [] Tj max [v] Vcc	Choose output item
	1.2V/3.3V FSG	[v] 1.2V/3.3V FSG, [] 1.0V/3.3V FSG, [] 1.2V/3.3V LK, [] 1.0V/3.3V LK	Process
	0.13um	=	Generation
	output	Input	Items

